Assessing the Performance of OpenTitan as Cryptographic Accelerator in Secure Open-Hardware System-on-Chips
Abstract: RISC-V open-source systems are emerging in deployment scenarios where safety and security are critical. OpenTitan is an open-source silicon root-of-trust designed to be deployed in a wide range of systems, from high-end to deeply embedded secure environments. Despite the availability of various cryptographic hardware accelerators that make OpenTitan suitable for offloading cryptographic workloads from the main processor, there has been no accurate and quantitative establishment of the benefits derived from using OpenTitan as a secure accelerator. This paper addresses this gap by thoroughly analysing strengths and inefficiencies when offloading cryptographic workloads to OpenTitan. The focus is on three key IPs - HMAC, AES, and OpenTitan Big Number accelerator (OTBN) - which can accelerate four security workloads: Secure Hash Functions, Message Authentication Codes, Symmetric cryptography, and Asymmetric cryptography. For every workload, we develop a bare-metal driver for the OpenTitan accelerator and analyze its efficiency when computation is offloaded from a RISC-V application core within a System-on-Chip designed for secure Cyber-Physical Systems applications. Finally, we assess it against a software implementation on the application core. The characterization was conducted on a cycle-accurate RTL simulator of the System-on-Chip (SoC). Our study demonstrates that OpenTitan significantly outperforms software implementations, with speedups ranging from 4.3x to 12.5x. However, there is potential for even greater gains as the current OpenTitan utilizes a fraction of the accelerator bandwidths, which ranges from 16% to 61%, depending on the memory being accessed and the accelerator used. Our results open the way to the optimization of OpenTitan-based secure platforms, providing design guidelines to unlock the full potential of its accelerators in secure applications.
- Maicol Ciani et al. 2023. Cyber Security aboard Micro Aerial Vehicles: An OpenTitan-based Visual Communication Use Case. In 2023 IEEE International Symposium on Circuits and Systems (ISCAS). 1–5. https://doi.org/10.1109/ISCAS46773.2023.10181732
- Pasquale Davide Schiavone et al. 2017. Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications. In 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS). 1–8. https://doi.org/10.1109/PATMOS.2017.8106976
- Dayeol Lee et al. 2020. Keystone: An Open Framework for Architecting Trusted Execution Environments. In Proceedings of the Fifteenth European Conference on Computer Systems (Heraklion, Greece) (EuroSys ’20). Association for Computing Machinery, New York, NY, USA, 16 pages. https://doi.org/10.1145/3342195.3387532
- Andres Meza et al. 2023. Security Verification of the OpenTitan Hardware Root of Trust. IEEE Security & Privacy 21, 3 (2023), 27–36. https://doi.org/10.1109/MSEC.2023.3251954
- Pascal Nasahl et al. 2021. HECTOR-V: A Heterogeneous CPU Architecture for a Secure RISC-V Execution Environment. In Proceedings of the 2021 ACM Asia Conference on Computer and Communications Security (Virtual Event, Hong Kong) (ASIA CCS ’21). Association for Computing Machinery, New York, NY, USA, 187–199. https://doi.org/10.1145/3433210.3453112
- Emanuele Parisi et al. 2024. TitanCFI: Toward Enforcing Control-Flow Integrity in the Root-of-Trust. arXiv:2401.02567 [cs.CR]
- Davide Rossi et al. 2015. PULP: A parallel ultra low power platform for next generation IoT applications. In 2015 IEEE Hot Chips 27 Symposium (HCS). 1–39. https://doi.org/10.1109/HOTCHIPS.2015.7477325
- Philipp Schönle et al. 2018. A Multi-Sensor and Parallel Processing SoC for Miniaturized Medical Instrumentation. IEEE Journal of Solid-State Circuits 53, 7 (2018), 2076–2087. https://doi.org/10.1109/JSSC.2018.2815653
- Alexander Wagner et al. 2022. To Be, or Not to Be Stateful: Post-Quantum Secure Boot Using Hash-Based Signatures. In Proceedings of the 2022 Workshop on Attacks and Solutions in Hardware Security (Los Angeles, CA, USA) (ASHES’22). Association for Computing Machinery, New York, NY, USA, 85–94. https://doi.org/10.1145/3560834.3563831
- Florian Zaruba et al. 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27, 11 (2019), 2629–2640. https://doi.org/10.1109/TVLSI.2019.2926114
Paper Prompts
Sign up for free to create and run prompts on this paper using GPT-5.
Top Community Prompts
Collections
Sign up for free to add this paper to one or more collections.