Papers
Topics
Authors
Recent
Search
2000 character limit reached

Low voltage graphene interface engineered organic ferroelectric tunnel junction devices

Published 4 Jan 2025 in physics.app-ph, cond-mat.mes-hall, and cond-mat.mtrl-sci | (2501.02404v1)

Abstract: It has been indicated that the path forward for the widespread usage of ferroelectric (FE) materials may be considerably facilitated through the reduction of programming voltages to on-chip logic compatible values of < 1 V. Obstacles involve issues related to the scaling of the FEs to lower thickness as well as the presence of an interfacial layer (IL) between the high permittivity FE and the substrate -- resulting in wasted voltage across the IL. Here, we show how lower operating voltages along with a higher tunneling electroresistance (TER) could be achieved through IL engineering. We use piezoresponse force microscopy and fabricated ferroelectric tunnel junctions (FTJs) to show that ultra-thin FE films deposited on single layer graphene can exhibit polarization switching at ~ 0.8 V with significant TER.

Summary

No one has generated a summary of this paper yet.

Paper to Video (Beta)

No one has generated a video about this paper yet.

Whiteboard

No one has generated a whiteboard explanation for this paper yet.

Open Problems

We haven't generated a list of open problems mentioned in this paper yet.

Continue Learning

We haven't generated follow-up questions for this paper yet.

Collections

Sign up for free to add this paper to one or more collections.