Superconducting non-volatile memory based on charge trapping and gate-controlled superconductivity

Abstract: Superconducting electronics represents a promising technology, offering not only efficient integration with quantum computing systems, but also the potential for significant power reduction in high-performance computing. Nonetheless, the lack of superconducting memories better than conventional metal-oxide semiconductor (CMOS) memories represent a major obstacle towards the development of computing systems entirely based on superconducting electronics. In this work, we combine the emerging concept of gate-controlled supercurrent (GCS) with the well-established mechanism of charge-trapping memory to demonstrate a novel, highly scalable, voltage-controlled and non-volatile superconducting memory. GCS denotes the observation that the supercurrent in a superconducting constriction can be suppressed by applying a certain gate voltage (VG) to it. Our findings show that charge trapping within the gate dielectric, here sapphire, influences the voltage threshold needed to suppress the supercurrent. We demonstrate reliable reading and reversible writing of two distinct charge-trapping memory states, associated with different supercurrent values. Based on our memory device demonstrator, we discuss its integration into a NOT AND (NAND) gate layout, outlining the significant improvements offered by this novel memory concept over other existing NAND memory technologies.